


GENERAL DESCRIPTION

The FMW6620DW-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{SS(ON)} \leq 11.2 \text{ m}\Omega @ V_{GS}=4.5\text{V}$
- $R_{SS(ON)} \leq 12.0 \text{ m}\Omega @ V_{GS}=4.0\text{V}$
- $R_{SS(ON)} \leq 12.2 \text{ m}\Omega @ V_{GS}=3.8\text{V}$
- $R_{SS(ON)} \leq 14.7 \text{ m}\Omega @ V_{GS}=3.1\text{V}$
- $R_{SS(ON)} \leq 22.5 \text{ m}\Omega @ V_{GS}=2.5\text{V}$
- ESD Protection HBM Class-2
- Low Gate Charge
- Exceptional on-resistance and maximum DC current capability
- MSL=1

APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch
- Battery Powered System



Unless otherwise specified, tolerances: $x.xx \pm 0.05(\text{mm})$

$0.xx \pm 0.03(\text{mm})$

Ordering Information: FMW6620DW-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{SS}	24	V
Gate-Source Voltage	V_{GS}	± 8	V
Continuous Drain Current	I_D	$T_A=25^\circ\text{C}$	12.4
		$T_A=70^\circ\text{C}$	9.9
Pulsed Drain Current	I_{DM}	50	A
Maximum Power Dissipation	P_D	$T_A=25^\circ\text{C}$	2
		$T_A=70^\circ\text{C}$	1.3
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

* Surface mounted on ceramic substrate (5000 $\text{mm}^2 \times 0.8 \text{ mm}$).



Electrical Characteristics (T_J=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)SSS}	Source-Source Breakdown Voltage	V _{GS} =0V, I _S =1mA	24			V
V _{GS(th)}	Gate Threshold Voltage	V _{SS} =10V, I _S =1.2mA	0.35		1.4	V
I _{GSS}	Gate Leakage Current	V _{SS} =0V, V _{GS} =±8V			±1	μA
I _{SSS}	Zero Gate Voltage Source Current	V _{SS} =24V, V _{GS} =0V			1	μA
R _{SS(ON)}	Source-Source On-State Resistance ^a	V _{GS} =4.5V, I _S = 3A	5.7	8.2	11.2	mΩ
		V _{GS} =4.0V, I _S = 3A	5.8	8.4	12.0	
		V _{GS} =3.8V, I _S = 3A	5.9	8.7	12.2	
		V _{GS} =3.1V, I _S = 3A	6.3	9.7	14.7	
		V _{GS} =2.5V, I _S = 3A	7.0	12.5	22.5	
V _{F(S-S)}	Forward Source-Source Voltage	I _S =6A, V _{GS} =0V			1.2	V

Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.

* If R_{SS(on)} measurement is performed with the single device mounted on 1 in2 FR-4 board with 2oz, R_{SS(on)} max. value refers to *On test board.

DYNAMIC						
Q _g	Total Gate Charge	V _{SS} =6V, V _{GS} =4V, I _D =4A		40.4		nC
Q _{gs}	Gate-Source Charge			11		
Q _{gd}	Gate-Drain Charge			15.7		
C _{iss}	Input Capacitance	V _{SS} =6V, V _{GS} =0V F=1MHz		2518		pF
C _{oss}	Output Capacitance			412		
C _{rss}	Reverse Transfer Capacitance			194		
t _{d(on)}	Turn-On Delay Time	V _{SS} =6V, R _L =1.5Ω V _{GS} =4V, R _G =3.3Ω I _S =4A		0.5		μs
t _r	Turn-On Rise Time			0.88		
t _{d(off)}	Turn-Off Delay Time			1.27		
t _f	Turn-Off Fall Time			5.19		

Notes: Switching time test circuit and waveform are based on MIL-STD-750E Measuring methods



Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time




Fig.1 Switching time test circuit.




Fig.2 Switching time waveforms.

