


### GENERAL DESCRIPTION

The FMW6620DW-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

### PIN CONFIGURATION



Unless otherwise specified,tolerances:x.xx±0.05(mm)

0.xx±0.03(mm)

**Ordering Information:** FMW6620DW-G (Green product-Halogen free)

### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>SS</sub>	24	V
Gate-Source Voltage	V <sub>GS</sub>	±8	V
Continuous Drain Current	I <sub>D</sub>	12.4	A
		9.9	
Pulsed Drain Current	I <sub>DM</sub>	50	A
Maximum Power Dissipation	P <sub>D</sub>	2	W
		1.3	
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
Thermal Resistance-Junction to Ambient *	R <sub>θJA</sub>	62.5	°C/W


\* Surface mounted on ceramic substrate (5000 mm<sup>2</sup> x 0.8 mm).

### FEATURES

- RSS(ON)  $\leq 11.2 \text{ m}\Omega$ @V<sub>GS</sub>=4.5V
- RSS(ON)  $\leq 12.0 \text{ m}\Omega$ @V<sub>GS</sub>=4.0V
- RSS(ON)  $\leq 12.2 \text{ m}\Omega$ @V<sub>GS</sub>=3.8V
- RSS(ON)  $\leq 14.7 \text{ m}\Omega$ @V<sub>GS</sub>=3.1V
- RSS(ON)  $\leq 22.5 \text{ m}\Omega$ @V<sub>GS</sub>=2.5V
- ESD Protection HBM Class-2
- Low Gate Charge
- Exceptional on-resistance and maximum DC current capability
- MSL=1

### APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch
- Battery Powered System



### Electrical Characteristics ( $T_J=25^\circ\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
$V_{(BR)SSS}$	Source-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_S=1\text{mA}$	24			V
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{SS}=10\text{V}, I_S=1.2\text{mA}$	0.35		1.4	V
$I_{GSS}$	Gate Leakage Current	$V_{SS}=0\text{V}, V_{GS}=\pm 8\text{V}$			$\pm 1$	$\mu\text{A}$
$I_{SSS}$	Zero Gate Voltage Source Current	$V_{SS}=24\text{V}, V_{GS}=0\text{V}$			1	$\mu\text{A}$
$R_{SS(\text{ON})}$	Source-Source On-State Resistance <sup>a</sup>	$V_{GS}=4.5\text{V}, I_S=3\text{A}$	5.7	8.2	11.2	$\text{m}\Omega$
		$V_{GS}=4.0\text{V}, I_S=3\text{A}$	5.8	8.4	12.0	
		$V_{GS}=3.8\text{V}, I_S=3\text{A}$	5.9	8.7	12.2	
		$V_{GS}=3.1\text{V}, I_S=3\text{A}$	6.3	9.7	14.7	
		$V_{GS}=2.5\text{V}, I_S=3\text{A}$	7.0	12.5	22.5	
$V_{F(S-S)}$	Forward Source-Source Voltage	$I_S=6\text{A}, V_{GS}=0\text{V}$			1.2	V

Notes: a. pulse test: pulse width  $\leq 300\text{us}$ , duty cycle  $\leq 2\%$ , Guaranteed by design, not subject to production testing.

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.

\* If RSS(on) measurement is performed with the single device mounted on 1 in<sup>2</sup> FR-4 board with 2oz, RSS(on) max. value refers to \*On test board.

<b>DYNAMIC</b>						
$Q_g$	Total Gate Charge	$V_{SS}=6\text{V}, V_{GS}=4\text{V}, I_D=4\text{A}$		40.4		nC
$Q_{gs}$	Gate-Source Charge			11		
$Q_{gd}$	Gate-Drain Charge			15.7		
$C_{iss}$	Input Capacitance	$V_{SS}=6\text{V}, V_{GS}=0\text{V}$ $F=1\text{MHz}$		2518		pF
$C_{oss}$	Output Capacitance			412		
$C_{rss}$	Reverse Transfer Capacitance			194		
$t_{d(on)}$	Turn-On Delay Time	$V_{SS}=6\text{V}, R_L=1.5\Omega$ $V_{GS}=4\text{V}, R_G=3.3\Omega$ $I_S=4\text{A}$		0.5		$\mu\text{s}$
$t_r$	Turn-On Rise Time			0.88		
$t_{d(off)}$	Turn-Off Delay Time			1.27		
$t_f$	Turn-Off Fall Time			5.19		

Notes: Switching time test circuit and waveform are based on MIL-STD-750E Measuring methods



Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time




Fig.1 Switching time test circuit.




Fig.2 Switching time waveforms.

